CLAIMS

| 1 | 1. A digital data processing device, comprising: | | | |
|----|-------------------------------------------------------------------------------------------------|--|--|--|
| 2 | instruction logic which selects and decodes instructions for execution; | | | |
| 3 | execution logic which executes instructions; | | | |
| 4 | a first cache for temporarily storing data, said first cache comprising a plurality of | | | |
| 5 | banks, each bank containing at least one respective access port for accessing data in the bank | | | |
| 6 | and | | | |
| 7 | wherein a respective bank predict value is associated with each of at least some | | | |
| 8 | instructions accessing said first cache, each said bank predict value predicting a bank of said | | | |
| 9 | first cache to be accessed by its associated instruction; and | | | |
| 10 | wherein said instruction logic selects multiple instructions for concurrent execution, | | | |
| 11 | said instruction logic using said bank predict values of said instructions to select multiple | | | |
| 12 | instructions which access said first cache for concurrent execution. | | | |
| 1 | 2. The digital data processing device of claim 1, further comprising a second cache for | | | |
| 2 | temporarily storing data, wherein said second cache stores instructions executable by said | | | |
| 3 | execution logic and said first cache stores data other than instructions, and wherein said bank | | | |
| 4 | predict values are stored in said second cache. | | | |
| 1 | 3. The digital data processing device of claim 1, wherein each said bank of said first | | | |
| 2 | cache contains a plurality of read ports and at least one write port. | | | |
| | | | | |

| 1 . | 4. | The digital data processing device of claim 1, | | | | |
|-----|-------|--------------------------------------------------------------------------------------------------|--|--|--|--|
| 2 | | wherein a respective confirmation value is associated with each said instruction with | | | | |
| 3 | whic | which a bank predict value is associated, each confirmation value reflecting a degree of | | | | |
| 4 | confi | confidence in the respective bank predict value; and | | | | |
| 5 | | wherein said instruction logic uses both said bank predict values and said | | | | |
| 6 | confi | confirmation values of said instructions to select multiple instructions which access said first | | | | |
| 7 | cache | cache for concurrent execution. | | | | |
| 1 | 5. | The digital data processing device of claim 4, | | | | |
| 2 | | wherein said digital data processing device dynamically maintains said confirmation | | | | |
| 3 | value | values. | | | | |
| 1 | 6. | The digital data processing device of claim 5, | | | | |
| 2 | | wherein each said confirmation value is a counter which is incremented for each | | | | |
| 3 | corre | ct bank prediction and decremented for each incorrect bank prediction. | | | | |
| 1 | 7. | The digital data processing device of claim 1, further comprising: | | | | |
| 2 | | feedback logic which maintains bank prediction history data in a form accessible to | | | | |
| 3 | a pro | a programmer, said bank prediction history data recording the performance of bank | | | | |
| 4 | predi | ctions by said bank predict values during execution of a computer program. | | | | |
| 1 | 8. | The digital data processing device of claim 1, | | | | |
| 2 | | wherein said instruction logic concurrently selects and decodes instructions for | | | | |
| 3 | execu | ution from a plurality of threads. | | | | |
| 1 | 9. | The digital data processing device of claim 1, | | | | |
| 2 | | wherein said digital data processing device is implemented in a single semiconductor | | | | |
| 3 | chip. | | | | | |

| 1 | 10. A computer system, comprising: | | | |
|----|-------------------------------------------------------------------------------------------------|--|--|--|
| 2 | a memory; | | | |
| 3 | at least one processor, said processor communicating with said memory over at least | | | |
| 4 | one communications path, said processor including instruction logic for selecting and | | | |
| 5 | decoding instructions for execution, and execution logic for executing instructions | | | |
| 6 | a first cache coupled to said processor and temporarily storing data from said | | | |
| 7 | memory, said first cache comprising a plurality of banks, each bank containing at least one | | | |
| 8 | respective access port for accessing data in the bank; and | | | |
| 9 | wherein a respective bank predict value is associated with each of at least some | | | |
| 10 | instructions accessing said first cache, each said bank predict value predicting a bank of said | | | |
| 11 | first cache to be accessed by its associated instruction; and | | | |
| 12 | wherein said instruction logic selects multiple instructions for concurrent execution, | | | |
| 13 | said instruction logic using said bank predict values of said instructions to select multiple | | | |
| 14 | instructions which access said first cache for concurrent execution. | | | |
| 1 | 11. The computer system of claim 10, further comprising a second cache for temporarily | | | |
| 2 | storing data, wherein said second cache stores instructions executable by said processor and | | | |
| 3 | said first cache stores data other than instructions, and wherein said bank predict values are | | | |
| 4 | stored in said second cache. | | | |
| 1 | 12. The computer system of claim 10, wherein each said bank of said first cache contains | | | |
| 2 | a plurality of read ports and at least one write port. | | | |
| | | | | |

| 1 | 13. | The computer system of claim 10, | | | |
|---|---------|--------------------------------------------------------------------------------------------------|--|--|--|
| 2 | | wherein a respective confirmation value is associated with each said instruction with | | | |
| 3 | which | which a bank predict value is associated, each confirmation value reflecting a degree of | | | |
| 4 | confid | confidence in the respective bank predict value; and | | | |
| 5 | | wherein said instruction logic uses both said bank predict values and said | | | |
| 6 | confir | confirmation values of said instructions to select multiple instructions which access said first | | | |
| 7 | cache | cache for concurrent execution. | | | |
| 1 | 14. | The computer system of claim 13, | | | |
| 2 | | wherein said computer system dynamically maintains said confirmation values. | | | |
| 1 | 15. | The computer system of claim 14, | | | |
| 2 | | wherein each said confirmation value is a counter which is incremented for each | | | |
| 3 | correc | correct bank prediction and decremented for each incorrect bank prediction. | | | |
| 1 | 16. | The computer system of claim 10, further comprising: | | | |
| 2 | | feedback logic which maintains bank prediction history data in a form accessible to | | | |
| 3 | a prog | a programmer, said bank prediction history data recording the performance of bank | | | |
| 4 | predic | predictions by said bank predict values during execution of a computer program. | | | |
| 1 | 17. | The computer system of claim 10, | | | |
| 2 | | wherein said instruction logic concurrently selects and decodes instructions for | | | |
| 3 | execut | execution from a plurality of threads. | | | |
| 1 | 18. | The computer system of claim 10, | | | |
| 2 | | wherein said computer system comprises a plurality of caches at different cache | | | |
| 3 | levels, | levels, said first cache being at a level closest said processor. | | | |

19. The computer system of claim 10,

wherein said computer system comprises a plurality of said processors, each processor being coupled to a respective first cache, and wherein said bank predict values associated with instructions are maintained in a location accessible to each of said plurality of processors.

20. A digital data processing device, comprising:

a cache for temporarily storing data, said cache comprising a plurality of banks, each bank containing at least one respective access port for accessing data in the bank;

execution logic for executing multiple instructions concurrently;

instruction logic for selecting and dispatching sets of instructions which can be concurrently executed without conflict by said processing device, wherein at least some of said instructions access said cache, said instruction logic using a respective bank predict value associated with at least some instructions accessing said cache to predict whether multiple instructions accessing said cache can be concurrently executed without conflict by said processing device.